

DDCA Cheatsheet MSB → 0000 0000 ← LSB

Binary Numbers

$$2^0 = 1 \quad 2^2 = 8 \quad 2^6 = 64 \quad 2^8 = 512$$

$$2^1 = 2 \quad 2^4 = 16 \quad 2^7 = 128 \quad 2^{10} = 1024 \text{ Kilo}$$

$$2^2 = 4 \quad 2^5 = 32 \quad 2^8 = 256 \quad 2^{20} = 1'048'576 \text{ Mega}$$

Sign-Magnitude: First Bit as sign-bit

$$\text{invert} \quad +1$$

2's complement: 5 ⇒ 0101 ⇒ 1010 ⇒ 1011 = -5

Boolean Algebra

$$T_6 \quad B \cdot C = C \cdot D$$

$$T_7 \quad (B \cdot C) \cdot D = B \cdot (C \cdot D)$$

$$T_8 \quad (B \cdot C) + (B \cdot D) = B \cdot (C + D)$$

$$T_9 \quad B \cdot (B+C) = B$$

$$T_{10} \quad (B \cdot C) + (B \cdot \bar{C}) = B$$

$$T_{11} \quad (B \cdot C) + (\bar{B} \cdot C) + (\bar{B} \cdot \bar{C}) = B \cdot C + \bar{B} \cdot D$$

$$T_{12} \quad \overline{B \cdot D \cdot \bar{B} \cdot D} = (\overline{B}_1 + \overline{B}_2 + \overline{B}_3 + \dots)$$

$$B \cdot 1 = B \quad B \cdot 0 = 0 \quad B \cdot B = B \quad \overline{B} \cdot B = 0$$

$$B \cdot 0 = 0 \quad B \cdot 1 = 1 \quad B \cdot B = B \quad B + \bar{B} = 1$$

$$T_6' \quad B+C = C+B \text{ Commutivity}$$

$$T_7' \quad (B+C) + D = B + (C+D) \text{ Associativity}$$

$$T_8' \quad (B+C) \cdot (D+\bar{D}) = B + (C \cdot D) \text{ Distributivity}$$

$$T_9' \quad B + (B \cdot C) = B \text{ Coverage}$$

$$T_{10}' \quad (B \cdot C) + (\bar{B} \cdot \bar{C}) + (C \cdot D) = (B+C) \cdot (\bar{B}+D) \text{ Conversion}$$

$$T_{11}' \quad \overline{B_0 \cdot B_1 \cdot \bar{B}_2 \cdot \dots} = (\overline{B}_0 + \overline{B}_1 + \overline{B}_2 + \dots) \text{ De Morgan's Theorem}$$

Product of Sum:

A	B	X
0	0	1
1	0	0 : $\bar{A} \cdot B$
0	1	1


A	B	X
0	0	0
1	0	1 : $A \cdot \bar{B}$
0	1	0
1	1	1 : $A \cdot B$

Completeness

	Nand	Nor
Not	$\overline{A \cdot A}$	$A + B$
And	$\overline{A \cdot B}$	$\overline{A + B}$
Nand	$\overline{\overline{A} \cdot \overline{B}}$	$\overline{A \cdot B} + \overline{A} \cdot \overline{B}$
Or	$\overline{A + B}$	$A + B$
Nor	$\overline{A + B}$	$\overline{A} \cdot \overline{B}$
XOR	$\overline{A \cdot \bar{B}} + \overline{\bar{A} \cdot B}$	$A \cdot \bar{B} + \bar{A} \cdot B$
Xnor	$\overline{A \cdot \bar{B}} + \overline{\bar{A} \cdot B}$	$\overline{A + B}$

Karnaugh Maps: 1. Row-wise possible 2. size $2^n \times 2^n$ 3. only 1

4. X may be used as 1's 5. as big as possible



To represent: 0xcate2b3a

Big Endian:

Little Endian:

0	1	2	3
ca	pe	2b	3a
3a	2b	pe	ca

Logic Gates AND \Rightarrow OR \Rightarrow NOT \Rightarrow NAND \Rightarrow NOR \Rightarrow XNOR \Rightarrow XOR

Double-Pushing: (De Morgan)
Bubble: Type switch

Transistors G → S nMOS pMOS Logic gate = pMOS Network nMOS Network

Multiple Input Gates: XOR: True iff odd number of inputs = 1 (parity gate)
X/Z-Values: X: node has illegal state (1 and 0). In FF used w/ "don't care"
Z: floating state (neither 0 or 1)

Building Blocks

Tristate Buffer: A → Y if E ⇒ V floating D-Latch: clk=1 ⇒ copy input

D-Flip-Flop: Val written on CLK posedge. Register: N-bit register is bank of N-FF
Enabled/Resetable options 1-bit half adder: Sums A, B to S, c.out

Full Adder: Sums A, B, c.in to S, c.out Counter: Counts from 0 to 2^N with reset

Carry propagate adder: Sums N-bit A, B, c.in to N-bit S + c.out quickly

Carry lookahead adder: Divides addition in multiple blocks, and determines carries

Logical shifter (\ll, \gg): fill with 0 Arithmetic shifter (\llc, \ggc): fill with MSB/LSB

Shift-registers: New bit is shifted in. Parallel reads

Verilog Modules

D Flip-Flop

```
always @ (posedge clk) begin
    if (!rst) q = 0;
    else q = d;
end
```

↳ synchronous reset:
!rst not in sensitivity list
↳ asynchronous reset:
active high: rst;
active low: !rst

Correct Code

↳ left of assign w/ no assignment in always-block / connect in/out of module
↳ reg: can't be connected to output port of module / cannot be used in input port declaration / left of =/:=
I/O: check if names match and if all ports are assigned

General: not multiple assignments to same signal / no recursion / names cannot start with numbers

Verilog Operators

!: logic negation	~f: red NAND
~: bitwise negation	~1: red NOR
&: red AND	^: red XOR
1: red OR	~&: red XNOR

Combinational vs. Sequential

Comb: - all left-hand signals are assigned in every possible way
- all inputs are in sensitivity list
- all outputs are assigned

- no memory
- no cyclic paths
- combines inputs to get output

Seq: - has memory
- depends on prior inputs
- not all outputs are assigned in all cases


Finite State Machines State changes depending on prev. state + inputs

Moore: - Output depends on current state. - more number of states

- synchronous output & state generation - output placed on states

Mealy: - Output depends on current state and input

- less states - output placed on transitions



Designing a FSM

- Identify inputs & outputs
- Sketch state transition diagram
- Write state transition output table
- Write boolean equation for next state

Area of FSM

FF = # bits for state × 2 - ff logic (water = count next state/output logic)

State Encodings

Binary Encoding

(00, 01, 10, 11)
 $\log_2(\# \text{state})$ bits needed
reduce # FF to hold states

One-Hot Encoding

(001, 010, 100)
states bits needed
reduces next state logic

Output Encoding

(100, 110, 111)
reduces output logic

Correctness of FSM

- reset line
- not multiple transitions for some input
- no missing transitions
- no unmarked transitions
- initial state
- no mix of Moore/Mealy

Caller: Call function
Callee gets called
+ stores prev. preserved variables in stack

MIPS 32 bit, byte addressable, big endian

R-Type: Register Type, two source/one destination register

I-Type: Immediate Type, one source/one destination register + imm. value

J-Type: Jump Type, operand + address (+ Branch)

Preserved

Saved register \$s0 - \$s7

Return address \$ra

Stack pointer \$sp

Stack above pointer

Non-Preserved

Temporary register \$t0 - \$t9

Argument register \$a0 - \$a3

Return value register \$v0 - \$v1

Stack below the stack pointer

Memory Map

\$sp = 0x7FFF_FFFF

accessed with 32-bit positive or neg immediate

\$gp = 0x7000_9000

PC = 0x00_000000

Reserved

Reserved
Stack
Dynamic Data
Heap ↑
Global Data
Text
Reserved

2GB, dynamically allocated
con interleave ⇒ corruption

Global variables, defined before startup of program

256 MB of Code
4 MB are 0, thus the \$-addr can jump to any line of code

Big vs. Little Endian:

Big Endian:

Little Endian:

ISA

Interface between SW and HW
"what programmer sees"

- Instructions: op code, addressing mode, data type, instruction type and format, registers condition codes
- Memory: address space, alignment, addressability, virtual memory management
- Call, interrupt and exception handling
- I/O: memory mapped vs. I/O redirector
- Power & Thermal management
- Multiprocessing/Multithreading support
- Access Control, priority and privilege
- Memory location of exception vectors
- Function of each bit in a programmable branch predictor register
- Order of loads and stores in multi-core CPU
- Program counter width
- Hardware FP-exception support
- Vector instruction support
- CPU endianness
- Virtual page size

Performance Evaluation

CPI: cycles per instruction

IPC: instructions per cycle

MHz: frequency, 10^6 cycles/s

higher MHz \Rightarrow higher MIPS, IPC could be lower

higher MIPS \Rightarrow less time, could need more instructions

Single Cycle Machines

Each instruction takes a single clock cycle and all state updates are made at the end of the cycle. - slowest instruction determines cycle time

+ easy to build

Multi Cycle Machines

Instructions processing is broken into multiple stages/cycles. State changes happen during execution and architectural updates at the end. Instruction processing consists of two components: • Data-path - relay and transform data • Control logic - FSM for signals + slowest stage determines cycle time


Dataflow A program consists of dataflow nodes. A node fires (executes) when all inputs are ready

N-Arch

Specifies underlying implementation that actually executes instructions

- Pipelining
- In-order vs. Out-of-Order execution
- Memory address scheduling policy
- Speculative execution
- Superscalar processing
- Clock gating
- Caching: (level), size, associativity, replacement policies
- Error correction
- Physical structure
- Instruction latency
- Physical memory page size
- Instruction issue width
- Reservation stage capacity
- # pipeline stages
- latency of branch mis prediction
- fetch width of superscalar CPU
- # non-programmable CPU registers
- register file has one input and two output ports
- number of read ports in physical register file

Dataflow Modules



Pipelining

The idea is to process multiple instructions at once by keeping each stage occupied. In reality there are a few problems, which cause pipeline stalls:

- **Data/Control Flow dependencies**: flow (read after write), output (write after write) and anti (write after read) dependencies. The last two exit due to lack of register.
- **Resource contention**: can be fixed by duplication, increased throughput or detection and stalling
- **long latency operations**

e.g. fine-grained multithreading

Handling flow dependencies

- stall: • eliminate at software level • predict values • do something else
- **data forwarding** \rightarrow W \rightarrow D: internal/register file forwarding
 $\hookrightarrow M \rightarrow E_i$: operand forwarding

Pipeline stages

Fetch: Read instruction from memory

Decode: Read operands from register file

Execute: ALU-operations

Memory: read/write from/to memory



Writeback: write result to register file

Interlocking & Scattering

Detection of data dependencies to ensure correct execution

SW-Interlocking: Compiler inserts nops \Rightarrow nops go through all pipeline stages

HW-Interlocking: stall the pipeline



Out of Order Execution

Move dependent instructions out of the way of independent ones.

In-Order Pipeline with Reorder Buffer \rightarrow if yes, dispatch to ALU

Decode: Access register file/ROB, allocate entry in ROB, check if it can execute

Execute: Instruction out of order

Completion: Write result to reorder buffer \rightarrow idle flush pipeline

Retirement/Commit: Check exception; if none \Rightarrow write architectural register file or Mem.

↑ in-order dispatch/exection, OoO completion, in-order retirement.

Tomasulo's Algorithm

Implementing OoO execution. Uses register renaming to eliminate output and anti-dependencies. It further uses reservation stations for individual ops.

1. If reservation station is available

 - instr. + renamed operands inserted into reservation station

 - rename destination register in RAT

 Else: Stall pipeline

2. While in reservation station:

 - watch common data bus for tag of sources

 - if tag seen \Rightarrow grab value \Rightarrow set valid bit

 - if both operands are valid \Rightarrow inst. ready for dispatch

3. Dispatch instruction to functional unit

4. After instruction finishes

 - put tagged value onto common data bus

 - if register alias table contain tag \Rightarrow update value and set valid bit

 - reclaim rename tag

 - no valid copy of tag in the system

VLIW

Compiler finds independent instructions and schedules them into a single VLIW-instr.

Lock step execution: if one instruction stalls, the whole VLIW stalls

+ simple hardware

+ no dependency checking

+ no instruction distribution

- compiler needs to find N independent instructions

- lock step causes stalls \rightarrow complex

Superscalar Execution

Fetch/Decode/... multiple instructions per cycle

+ higher IPC \rightarrow higher complexity for dependency checking \Rightarrow more H/W

Systolic Arrays

Instead of a single processing element (PE), we have an array of PE and core fully orchestrate the dataflow between them. \Rightarrow max. comp. on single PE

Difference to Pipelining: Array structure is non-linear and multi-dimensional

PE-structure can be multi-directional on different speeds. PE can have memory

Fine Grained Multithreading

H/W has multiple thread contexts (PC + reg) and each cycle the fetch-engine fetches from a different thread.

+ extra hardware

+ no dependences

+ no branch prediction

+ improved throughput, latency

+ tolerance, utilization

\hookrightarrow dependency checking between threads

